VLSI and FPGA Design Techniques

Programmable hardware speeds matrix calculations up to 6.3 times

Researchers tested a programmable hardware design that imitates selected quantum-computing ideas to run matrix calculations in parallel. In representative benchmarks, the design reached up to 6.3 times the speed and 4.1 times the energy efficiency of conventional matrix co-processors and embedded graphics processors.