R Saravana Ram

Data-Driven Modeling and Circuit-Aware Optimization of Gate-All-Around Multi-Bridge Channel FETs

Aggressive semiconductor scaling toward sub-3 nm technology nodes requires advanced device optimization frameworks capable of efficiently exploring high-dimensional electrostatic design spaces while preserving physics accuracy and circuit-level applicability. Conventional Technol...