Peiyu Zou

SynaSpace: Behavior-Driven Configuration Optimization of Test Generators for Logic Synthesis Testing

As FPGA design complexity increases, the correctness and reliability of logic synthesis tools are critical to ensuring correct hardware implementation. These tools translate hardware description languages (e.g., Verilog) into gate-level netlists, where latent faults may introduce...