N. Bhavana

SCALABLE FPGA-BASED DEEP LEARNING ACCELERATOR USING TILED MATRIX MULTIPLICATION AND PIPELINED PROCESSING

Deep neural networks provide strong performance in recognition, prediction, and representation-learning tasks, but their computational intensity and memory-access requirements make efficient deployment difficult on conventional processors. This paper presents a publication-orient...