Madhav Rao

Precision-Aware Variable Bit Processing Elements for Hardware-Efficient Systolic Array Designs

Systolic arrays (SAs) have emerged as prominent hardware accelerators for matrix operations in deep learning, while floating point number formats enable precision control across computational domains. Approximate computing involves trading precision for improved performance in ap...